



***Designer's
Reference Guide***
Logic and Linear Sections

Supplement

1988

Military Products

***Supplement to 1988 Edition
Military Products Designer's
Reference Guide***

Logic and Linear Sections

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

MILITARY PRODUCT FLOWS

Process Level	Prefix Suffix	Description
JM38510 Class B	JM38510	Qualified per MIL-M-38510 Class B. Produced in DESC certified production facilities.
DESC	SNJ,B	Certified and symbolized to the DESC Military Drawing where TI is an approved source.
Class B	SNJ	Screened per requirements of MIL-STD-883 Class B Method 5004. Conforms to the requirements of JEDEC Publication 101.
Military Temperature Range	SN54	Standard Commercial Processing

LOGIC AND LINEAR SNJ

Texas Instruments SNJ Logic and Linear Products are screened and processed in accordance with MIL-STD-883, Method 5004, Class B. Reference SNJ logic processing table. Electrical characteristics are as specified in the latest TI data sheets. All logic devices, except as noted, are tested for a 2% PDA after burn in. All Linear devices, except as noted, are tested for a 5% PDA after burn in.

DESC approved devices are tested and marked per appropriate DESC Military Drawing when Texas Instruments is an approved source.

Quality conformance inspection is performed per MIL-STD-883, Method 5005, and MIL-M-38510 paragraph 4.5, as noted in the lot conformance table.

All test programs have been audited to ensure compliance with published data sheets. Burn-in circuits and test programs are available for in-plant review.

Logic and Linear Screening and Lot Conformance — Class B

SCREEN	JM38510 Qualified		SNJ/B/DESC DWG./JEDEC Screening STD*	
	METHOD	RQMT	METHOD	RQMT
Internal Visual (Precap)	2010, Condition B Note 1	100%	2010, Condition B	100%
Stabilization Bake	Note 2		1008, Test Condition C min	100%
Temperature Cycling	1010, Condition C	100%	1010, Condition C	100%
Constant Acceleration	Note 2	100%	2001, Condition E (Min) in Y 1 Plane	100%
Seal Fine & Gross	1014	100%	1014	100%
Interim Electrical	JAN slash sheet, Note 3 Electrical Specifications	As applicable	TI Data Sheet Electrical specifications Note 3	Optional
Burn-In	1015 125 °C Minimum PDA = JAN slash sheet	100%	1015, Notes 4, 5 125 °C Minimum PDA LOG = 2%, LIN = 5%	100%
Final Electrical Tests a) Static Tests 1) 25 °C (Subgroup 1, Table 1, 5005) 2) Max and Min Rated Operating Temperature (Subgroups 2 & 3, Table 1, 5005) b) Dynamic Tests, Note 8 25 °C (Subgroup 4) Temp (Subgroup 5,6)	JAN slash sheet Electrical specifications	100%	TI Data Sheet Electrical specifications Notes 5, 6	100%

<p>c) Switching Tests 25 °C (Subgroup 9, Table I, 5005)</p> <p>d) Functional Tests</p> <p>1) 25 °C (Subgroup 7, Table I, 5005)</p> <p>2) Max and Min Rated Operating Temperature (Subgroup 8, Table I, 5005)</p>	5005 Class B	Sample Size	Sample size		
<p>Quality Conformance Inspection Group A Note 7</p> <p>a) Static</p> <p>1) 25 °C (Subgroup 1)</p> <p>2) Temp (Subgroups 2 & 3)</p> <p>b) Dynamic, Note 8</p> <p>1) 25 °C (Subgroup 4)</p> <p>2) Temp (Subgroups 5,6)</p> <p>c) Switching, Note 8</p> <p>1) 25 °C (Subgroup 9)</p> <p>2) Temp (Subgroups 10 & 11)</p> <p>d) Functional</p> <p>1(25 °C (Subgroup 7)</p> <p>2) Temp (Subgroup 8)</p> <p>Group B</p> <p>Group C</p> <p>Group D</p> <p>External Visual</p>	5005 Class B	Sample Size	<p>116/O</p> <p>116/O</p> <p>116/O</p> <p>116/O</p> <p>116/O</p> <p>116/O</p> <p>116/O</p> <p>116/O</p> <p>Insp. Lot</p> <p>Wafer Fab/Qtr</p> <p>35 Weeks Pkg. Prod.</p> <p>100%</p>	<p>116/O</p> <p>116/O, Note 5</p> <p>116/O</p> <p>116/O</p> <p>116/O, Notes 5, 11</p> <p>116/O</p> <p>116/O</p> <p>116/O, Note 5</p> <p>Insp. Lot</p> <p>52 Weeks Prod, Notes 5, 9, 10, 12</p> <p>52 Weeks Pkg. Prod, Notes 5, 10</p> <p>100%</p>	

*Per JEDEC Publication 101 Screening standard
See page 4 for the applicable notes for this table.

- NOTES:
1. Per MIL-STD-883, Method 5004, paragraph 3.3, alternate screening at manufacturer's option.
 2. Per MIL-M-38510, Revision H, as of July 1, 1988, stabilization bake and constant acceleration requirements has been deleted.
 3. Electrical stress test per MIL-STD-883, Method 5004, paragraph 3.3, if applicable.
 4. Lower temperatures when required to limit T_j to 150°C; however, parts will not be marked compliant.
 5. For PALs only:
 11. (a) PDA after burn-in = 5%
Electrical endpoints are Subgroups 1 and 7, Table I, and Method 5005.
Final electrical tests (Subgroups 10 and 11, Table I, and Method 5005) per TI data sheet electrical specifications.
 6. Some data sheet parameters may be guaranteed via characterization data as identified in data book or military products testing exceptions section.
 7. Per MIL-STD-883, Method 5005, paragraph 3.5.2.
 8. When specified on slash/data sheets.
 9. JM38510 generic data may be used.
 10. Electrical endpoints are Subgroups 1, 2, 3, Table 1, and Method 5005.
 11. (a) For unprogrammed devices, a sample shall be selected to satisfy programmability requirements prior to performing Subgroup 9. Twenty-two devices shall be submitted to programming. If any devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 38 total devices with no more than one device failure allowable.
 12. Effective Jan. 89, Group C QCI will be per Wafer Fab/Qtr/Microcircuit group.

Symbolization


Example:

Order As:

Symbolization:


JANB
54LS161A

JM38510/31504BEA




SNJ
54LS161A

SNJ54LS161AJ




SN
54LS161A

SN54LS161AJ



SNJ
Noncompliant Product

SNJ54S381J



†Where TI is an approved source

Logic Cross-Reference Guide

Company	Class B Processing	Dual-in-line	Flatpack	Chip Carrier
TI	SNJ54XXX	J, JT	W	FK
Motorola	54XXX/BXXJC	C, E, R, J	A, D, F, K	2, 3, U
National	DM54XXX/883C MM54XXX/883C	J	W	
Fairchild	XXXXMQB	D	F	L1
Signetics	54XXX/BXX	F	W	G
RCA	CD54XXXX3	F	K	
MMI	SN54XXXX883B	J, JS	F	L
AMD	SN54XXXX/BXX	C, E, R, J	A, D, F, K	2, 3, U